

## Seven Level Inverter with MPPT for PV Applications

Niran P C, Sanishkumar T G, Dr. Amar Dutt

*Department of Electrical and Electronics Engineering Government Engineering College Thrissur, Kerala, India*

---


**Abstract:** *In this paper, a seven level inverter with MPPT for PV application is proposed. The proposed MPPT based multilevel inverter generates seven-level ac output voltage when we give the appropriate gate signals' design. The multilevel inverter is fed from a PV cell through a boost converter whose control is based on MPPT. The total harmonic distortion can be reduced by using a low pass filter. In this topology the switching losses and voltage stress can be reduced. The operating principle of the proposed inverter and the voltage balancing method of input capacitors are discussed. The multilevel inverter is controlled with sinusoidal pulse-width modulation (SPWM).*

**Keywords:** *DC-AC inverter, FPGA, Maximum Power Point Tracking (MPPT), Multilevel.*

---

### I. Introduction

The demand and the quality of electric power are higher due to high-technology development and also one of the major problem faced all over the world is the scarcity of power. Solar energy is freely available in nature and its utilization has been increased in recent years. Because of the advancement in semiconductor technology, the specification of power device and power conversion technique is promoted. Inverter is the inter medium which transmits power to other electrical equipment such as uninterruptible power supply, servo motor, air-conditioning system, and smart grid composed of renewable energy. Therefore, the harmonic pollution of power system become more serious. Several standards and regulations have been formulated to limit the quality of harmonics and power factor of electricity. Furthermore, in order to meet the industry requirements for high power applications, the voltage stress in the power device also increases. Although an insulated gate bipolar transistor (IGBTs) has features of high power rating and subjected to high voltage stress, it cannot be operated at high frequency. The design of IGBT gate driver is complicated and the use of low rating component at high-power application. The proposed work use a photovoltaic cell as an input to the boost converter whose control is based on the MPPT and the output of the boost converter is coupled to the multi-level inverter. The voltage rating of the power switch can be reduced by using a seven level inverter topology and the proposed inverter can be used for high-power application. It has an advantage of low dv/dt, low input current distortion, and lower switching frequency. The major feature of the proposed topology is that the power components can be reduced. The sinusoidal pulse-width modulation (SPWM) is used for the control. Here FPGA is used for the generation of sine pwm.



**Fig.1** Block Schematic Diagram

II. Power Stage

1. Proposed Converter




Fig.2 Converter Topology

Fig.2 shows the seven level inverter topology in which the input is from a boost converter and the switching is controlled based on MPPT. The boost converter steps up the input voltage magnitude to a required output voltage magnitude. For analysis of the output of the boost converter is replaced by an equivalent DC source  $V_{dc}$ .

1.1 Circuit Configuration of Multilevel Inverter

The circuit shows the proposed seven level inverter topology used in the seven level inverter. There is an input voltage divider circuit which consists of three series capacitors  $C_1$ ,  $C_2$ , and  $C_3$  and the divided voltage is transmitted to the H-bridge by four MOSFETs, and four diodes. The proposed multilevel inverter generates seven-level ac output voltage with the appropriate gate signals.




Fig.3 Seven level inverter topology

1.2 Operating Principles

The required seven voltage output levels ( $+1/3V_{dc}$ ,  $+2/3V_{dc}$ ,  $V_{dc}$ ,  $0$ ,  $-1/3V_{dc}$ ,  $-2/3V_{dc}$ ,  $-V_{dc}$ ) are generated as follows.

- 1) To generate a voltage level  $V_o = 1/3V_{dc}$ ,  $S_1$  is turned on in the positive half cycle. Energy is provided by the capacitor  $C_1$  and the voltage across H-bridge is  $1/3V_{dc}$ .  $S_5$  and  $S_8$  are turned on, and the voltage applied to the load terminals is  $1/3V_{dc}$ . Fig. 4 shows the current path at this mode.




Fig. 4. Switching circuit for an output voltage level of  $1/3V_{dc}$

2) To generate a voltage level  $V_o = 2/3V_{dc}$ ,  $S_1$  and  $S_4$  are turned on. Energy is provided by the capacitor  $C_1$  and  $C_2$ . The voltage across H-bridge is  $2/3V_{dc}$ .  $S_5$  and  $S_8$  are turned on, and the voltage applied to the load terminals is  $2/3V_{dc}$ . Fig.5 shows the current path in this mode.




Fig. 4. Switching circuit for an output voltage level of  $2/3V_{dc}$

3) To generate a voltage level  $V_o = V_{dc}$ ,  $S_1$  and  $S_2$  are turned on. Energy is provided by the capacitor  $C_1$ ,  $C_2$ , and  $C_3$ . The voltage across H-bridge is  $V_{dc}$ .  $S_5$  and  $S_8$  are turned on, and the voltage applied to the load terminals is  $V_{dc}$ . Fig.6. shows the current path in this mode.




Fig. 6. Switching circuit for an output voltage level of  $V_{dc}$

4) To generate a voltage level  $V_o = -1/3V_{dc}$ ,  $S_2$  is turned on at the negative half cycle. Energy is provided by the capacitor  $C_3$ , and the voltage across H-bridge is  $1/3V_{dc}$ .  $S_6$  and  $S_7$  are turned on, and the voltage applied to the load terminals is  $-1/3V_{dc}$ . Fig. 7 shows the current path in this mode.




Fig. 7. Switching circuit for an output voltage level.  $-1/3V_{dc}$ .

5) To generate a voltage level  $V_o = -2/3V_{dc}$ ,  $S_2$  and  $S_3$  are turned on. Energy is provided by the capacitor  $C_2$  and  $C_3$  and the voltage across H-bridge is  $2/3V_{dc}$ .  $S_6$  and  $S_7$  are turned on, and the voltage applied to the load terminals is  $-2/3V_{dc}$ . Fig. 8 shows the current path in this mode.




Fig. 8. Switching circuit for an output voltage level of  $-2/3V_{dc}$ .

6) To generate a voltage level  $V_o = -V_{dc}$ ,  $S_1$  and  $S_2$  are turned on. Energy is provided by the capacitor  $C_1$ ,  $C_2$ , and  $C_3$ , the voltage across H-bridge is  $V_{dc}$ .  $S_6$  and  $S_7$  is turned on, the voltage which comes across the load terminals is  $-V_{dc}$ . Fig. 9 shows the current path in this mode.




Fig. 9. Switching circuit for an output voltage level of.  $-V_{dc}$ .

7) To generate a voltage level  $V_o = 0$ ,  $S_5$  and  $S_7$  are turned on. The voltage applied to the load terminals is zero. Fig. 10 shows the current path at this mode.




Fig. 9. Switching circuit for an output voltage level of 0

TABLE I SWITCHING SEQUENCE

Output voltage $V_o$	Switching combinations							
	$S_1$	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$	$S_8$
$1/3 V_{dc}$	on	off	off	off	on	off	off	on
$2/3 V_{dc}$	on	off	off	on	on	off	off	on
$V_{dc}$	on	on	off	off	on	off	off	on
$-1/3 V_{dc}$	off	on	off	off	off	on	on	off
$-2/3 V_{dc}$	off	on	on	off	off	on	on	off
$-V_{dc}$	on	on	off	off	off	on	on	off
0	off	off	off	off	on	off	on	off

TABLE II COMPARISON BETWEEN FOUR DIFFERENT SEVEN-LEVEL INVERTERS

	Proposed	Diode-clamped	Capacitor-clamped	Cascaded multicell
Input sources	1	1	1	3
Input capacitors	3	6	2	3
Clamped capacitors	0	0	5	0
Power switches	8	12	12	12
Diodes	4	10	0	0

C. Topology Comparison

Table II represents the number of components required to implement a seven-level inverter using the proposed topology and also three methods that can be considered as the standard multilevel configurations, the diode-clamped inverter, the capacitor-clamped inverter, and the cascaded multi-cell inverter. With this seven level inverter with the number of power devices is reduced.

### III. Application Of SPWM

For the control of inverter triangular carriers are distributed by phase disposition technique. The advantage of phase disposition technique is that its realization is not complicated and its THD is less. These carriers are compared with a reference sine waveform  $V_{sin}$  to get signal of switches. The peak-to-peak value of triangular carrier is  $V_{tri}$ . The frequency of carrier is same as the switching frequency of inverter. The peak value of reference sine wave is  $V_{sin}$ , and the modulation index  $m_A$  is defined as

$$m = \frac{V_{sin}}{3 \times V_{tri}}$$

The peak value of output sine wave and  $m_A$  can be expressed as

$$V_o = m_A \times V_{dc}$$

The method that determines switching signals in Fig. 12 is as follows.

- 1)  $v_{sin} < 0$  and  $v_{sin} > v_{tri2} \rightarrow S2$  are turned on
- 2)  $v_{sin} > v_{tri4} \rightarrow S4$  is turned on.
- 3)  $v_{sin} < v_{tri8} \rightarrow S7$  is turned on.
- 4)  $v_{sin} > v_{tri8} \rightarrow S8$  is turned on.
- 5)  $v_{sin} > 0$  and  $v_{sin} < v_{tri1} \rightarrow S1$  are turned on.
- 6)  $v_{sin} < v_{tri3} \rightarrow S3$  is turned on.
- 7)  $v_{sin} > v_{tri6} \rightarrow S5$  is turned on.
- 8)  $v_{sin} < v_{tri6} \rightarrow S6$  is turned on.

PV input	29V
Input voltage Vdc	75V
Output Voltage	41Vrms
Rated Output power Po	300W
Switching Frequency	18kHz

### SIMULATION DIAGRAM




Fig.11. Simulation Diagram




Fig. 12. Reference sine wave, carriers, and control signals for the switches.




Fig.13 Waveforms of output voltage, boost converter output voltage and PV output voltage




Fig.14. Waveforms of Seven level Inverter output voltage and current with R load




Fig.15. Waveforms of Seven level Inverter output voltage and current with RL load




Fig.16. FFT analysis

#### IV. Results And Discussions

A Spartan-3AN FPGA board is used to verify the proposed seven-level inverter. Fig.11 shows the matlab model of the mppt based seven-level inverter. The matlab model consists of a PV panel, an MPPT program block, boost converter, control circuit, and the seven-level inverter. The MPPT is obtained at the point 27V and 426W from the matlab model. The output of the boost converter is 84V. Fig. 14 and 15 presents the simulation output voltage and current waveform for R and RL load. The seven voltage levels are +28V, +56V +84V, -28V, -56V, -84V and 0. Fig.16 shows the harmonic spectrum and FFT analysis of the output voltage. The identical capacitor serves the function of voltage balancing in the seven level inverter. Multilevel structure is usually used in inductive loads such as motor. Thus, this paper applies the proposed topology in inductive load. The inductor and the resistor are connected in series, and PF is set at 0.96. The THD of output voltage is 4.1%.

#### V. Conclusion

A seven level inverter fed by boost converter with the energy-efficient fast-tracking MPPT circuit is designed and simulation is carried out. The MPPT strategy used is Perturb & Observe method. The output of the boost converter is given as the input to the seven-level inverter. The main idea behind the proposed configuration is to reduce the number of power devices. The reduction of power devices is proved in comparison with other traditional structures. The major advantage of this topology is the reduction in harmonics. The THD of this topology is 4% .



### References

- [1]. Tsorng-Juu Liang, Shih-Ming Chen and Shih-Wen Tsai “Design and Implementation of a Novel Multilevel DC–AC Inverter.” *IEEE Transactions on Industrial Applications*, VOL. 52, NO. 3, 2436–2443 May/June 2016
- [2]. Cheng-Han Hsieh, S. Daher, J. Schmid, and F. L.M. Antunes, “Multilevel inverter topologies for stand-alone PV systems,” *IEEE Transactions on Industrial Electronics* vol. 55, no. 7, pp. 2703–2712, Jul. 2008.
- [3]. M. R. Banaei and E. Salary, “New multilevel inverter with reduction of switches and gate driver,” in *Proc. IEEE 18th Iran. Conf. Elect. Eng. (IECC), 2010*, pp. 784–789.
- [4]. R. A. Ahmed, S. Mekhilef, and W. P. Hew, “New multilevel inverter topology with minimum number of switches,” in *Proc. IEEE Region 10 Conf. (TENCON), 2010*, pp. 1862–1867.
- [5]. N. A. Rahim, K. Chaniago, and J. Selvaraj, “Single-phase seven-level grid-connected inverter for photovoltaic system,” *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2435–2443, Jun. 2011.
- [6]. S. Daher, J. Schmid, and F. L.M. Antunes, “Multilevel inverter topologies for stand-alone PV systems,” *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2703–2712, Jul. 2008.
- [7]. N. A. Rahim, K. Chaniago, and J. Selvaraj, “Single-phase seven-level grid-connected inverter for photovoltaic system,” *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2435–2443, Jun. 2011.